Application of FIB/SEM and TEM to Bit Failure Analyses in SRAM Arrays

Wentao Qin, Alex Volinsky1, Larry Rice, Lorraine Johnston and David Theodore
Digital DNA™ Labs, Motorola
MD EL622, 2100 E Elliot Road, Tempe, AZ 85284
1Department of Mechanical Engineering, University of South Florida, Tampa FL 33620

ABSTRACT

Many microelectronic chips contain embedded memory arrays. A single SRAM bit-cell contains several transistors. Failure of any of the transistors makes the entire bit-cell inoperable. Dual-beam Focused Ion Beam (FIB) combines the slicing capability of FIB with in-situ SEM imaging. The combination offers unparalleled precision in looking for root causes of failures in microelectronic devices. Once a failure site is located, an FIB lift-off method can be used to prepare a TEM sample containing the area of interest. Further structural, elemental information can then be acquired from the failure site. We report here analyses of single and multiple bit failures in SRAM arrays carried out using FIB/SEM, and in two cases TEM imaging and EDS/PEELS. Root causes of bit failures including remnant seed-layer metal between stacked vias have been identified.

INTRODUCTION

With the advantages of high access-speed and virtually unlimited read-write endurance, SRAM has become a prevalent memory on the market. On the other hand, it is well-known to for its sensitivity to process variation. Therefore SRAM is also frequently used as a qualification vehicle for process development. As a result, failure analysis of SRAM chips is critical not only for trouble-shooting and problem-solution, but also for assurance of on-time delivery to market.

Several failure mechanisms of SRAM bits have been reported in literature, including up-shift of threshold voltage and decrease of trans-conductance of the Ld-PMOS due to local depletion in the poly-Si gate [1], node-to-node and node-to-power-line shorting through CMP scratches [2], electrical opens caused by dangling contacts at bitline and PMOS [3, 4], and bridging of W-plugs through W-extrusion [3]. In all of these cases the feature sizes are on the order of a tenth of a micron or larger.

In the scaling-down of microelectronics, reduction in device-sizes can increase their sensitivity to process variation. Root causes of failures can be very subtle and localized to extremely small size scales. We report here, failure analyses involving characterization of tiny features down to the size scale of 1 nm.

EXPERIMENTAL DETAILS

Failing bits were identified electrically in memory arrays, and subsequently located by a dual-beam Focused Ion Beam (FIB). In-situ SEM of the FIB was used to check for any abnormalities in the cross-section while material was being removed. In some cases SEM imaging and EDS (Energy-dispersive Spectroscopy) were sufficient to identify failure mechanisms once such abnormalities were revealed.
However, there were occasions when the resolutions in SEM imaging and/or elemental analyses were inadequate. TEM (transmission electron microscopy) was subsequently resorted to. A TEM sample was made, by removing materials from the opposite side until the abnormal feature was exposed. FIB-SEM was then alternated from both sides until the abnormal feature was confined within a thin slice that is electron-transparent, and about 15 μm long. This thin slice was lifted-off with a micro-manipulator, where it was picked up by a glass needle and placed on a thin carbon film on a Cu mesh.

A field-emission gun TEM/STEM (Scanning TEM) was used for brightfield imaging, as well as elemental analyses through EDS and PEELS (parallel electron energy loss spectroscopy). The elemental analyses were carried out in STEM mode with the electron beam being focused down to a “nano-probe”, i.e. an electron beam of a full-width-at-half-maximum on the order of 1 nanometer.

**DISCUSSION**

**A. Failure Analyses by FIB/SEM**

Fig. 1(a) is an SEM image of via contacts from the transistor silicon to the 2nd level of metal-line (metal-2). The etch in creating the via on the left was incomplete, resulting in an absence of contact between the metal-2 and transistor. As a result, two adjacent bits were electrically open.

Fig. 1(b) is another SEM image with a field of view from the transistor up to metal-2. The metal-2 is discontinuous above a via between metal-1 and metal-2. Two bits therefore were also electrically open. The cause is a photoresist issue in patterning the metal-2 trenches resulting in a local absence of the metal.

In addition to open bits, bits that were shorted were also analyzed. Fig. 2 is an SEM image with a field of view from the transistors to metal-2 of some shorted bits. Metal-2s in the middle are bridged together. Such a bridging was similarly caused by a photoresist issue in patterning the trenches of metal-2, and ultimately led to the shorting of the bits.

![Figure 1](image1.png)  ![Figure 2](image2.png)

Figure 1. SEM images of via contacts from transistors to the 2nd level of metal-lines (metal-2). As shown in Fig. 1(a), the etch to create the via on the left was incomplete, resulting in an electrical open; Fig. 1(b) reveals a discontinuity of metal-2 above a via between metal-1 and metal-2. Two bits therefore were electrically open.
Figure 2. An SEM image with a field of view from the transistors to metal-2 of some shorted bits. Metal-2s in the middle are bridged together. Such a bridging was caused by a photoresist issue in patterning the trenches of metal-2, and is responsible for the shorting of the bits.

B. Failure Analyses by FIB/SEM and TEM

Figure 3(a) is a TEM brightfield image of a pair of tungsten-plugs of a shorted bit. There is a faint dark layer between the tungsten plugs. A higher magnification view of the faint layer is provided in Fig. 3(b). The thickness of the faint layer is measured to be 3 nm to 5 nm. On FIB samples such as this one, thicknesses of re-deposition on both sides of the thin slice are comparable to that of the thin slice [5- 7]. Such a re-deposition made resolving this faint layer difficult in the brightfield image.

In order to identify the material of the layer, EDS-PEELS spectrum imaging was performed, with a nano-probe of FWHM = 1.6 nm. A pair of EDS spectrum and PEELS spectrum were acquired at each
An EDS spectrum acquired from the faint layer between the two W-plugs (a) and elemental maps of Ti based on integrated intensities of the Ti K\textsubscript{α} X-ray and the Ti L\textsubscript{2,3} edge, and the Si K\textsubscript{α} X-ray.

Figure 4. An EDS spectrum acquired from the faint layer between the two W-plugs (a) and elemental maps of Ti based on integrated intensities of the Ti K\textsubscript{α} X-ray and the Ti L\textsubscript{2,3} edge, and the Si K\textsubscript{α} X-ray.

point. The sample was tilted around an axis that is perpendicular to the layer and toward the EDS detector, by about 10°. This was done to eliminate any possibility of the Cu mesh blocking X-rays generated from the sample, while the edge-on view of the faint layer was retained.

An EDS spectrum acquired with the nano-probe positioned in the middle of the faint layer is shown in Fig. 4(a). Characteristic X-rays of Ti, Si, O, Cu, Pt, Ga and C are present. Among these, the Cu signals are from background generated from the Cu mesh, those of Si and O have contributions from redeposition of SiO\textsubscript{2} and possibly that of some Si caused by the FIB milling, that of Pt is from the Pt deposited as a protection coating during FIB, that of Ga from the Ga ions used in FIB, and that of C from the C supporting film and contamination by the electron beam. The only element that was likely to be from the process is Ti. As a result, Ti elemental mapping was performed based on integrated intensities of the Ti K\textsubscript{α} X-ray and the Ti L\textsubscript{2,3} edge. The resulting elemental maps are presented in Fig. 4(b). The maps reveal that the faint layer contains Ti. The layer is some Ti remaining from the Ti seed deposition used in forming the tungsten-plugs, and was left behind after post-W CMP (chemical-mechanical planarization). Based on this analytical result, the pressure applied on the CMP polishing pads was increased, after which such a bridging problem has not been observed again.

In general, the integrated core-loss intensity alone is not sufficient to reflect the elemental distribution, since it is proportional to not only the areal density of the element, but also the total amount of transmitted electrons, which in turn decreases when the local mean free path of inelastic scattering, \( \lambda \), becomes larger. In our case, \( \lambda \) for Ti or Ti oxide is larger than that of the surrounding SiO\textsubscript{2}. Hence the indication of an increased density of Ti in the faint layer compared with the surrounding SiO\textsubscript{2} remains valid even when the \( \lambda \)s of Ti or Ti oxide and SiO\textsubscript{2} are taken into account.

The PEELS and EDS Ti maps are almost identical between the W-plugs. However, they become significantly different where the W-plugs are. The distribution of Ti in these two areas becomes broader in the EDS map. However, this is an artifact resulting from the increased background caused by Bremsstrahlung due to the presence of the heavy element tungsten. In contrast, the PEELS elemental map is not susceptible to this artifact.

The EDS Si map consistently shows a deficiency of Si along the faint layer. However, the map becomes brightest where the two W-plugs are. This arose actually from the W M\textsubscript{α} X-ray which is too close to that of Si K\textsubscript{α} to be resolved in EDS.
EDS and PEELS have also been extremely useful for elemental analysis. The two techniques are complementary in elemental detection efficiency. With the availability of both techniques, the elemental analysis becomes more powerful than either one of them, and especially under the circumstances where extremely high-z and low-z elements are present, such as in the case of hafnia.

The above observations suggest that after opening of the vias, there was remnant photoresist in the vias. The remnant photoresist prevented the filling of the vias by TiW. In addition, subsequent CMP introduced SiO₂ particles from the ILD (interlayer dielectric).

CONCLUSIONS

This paper presented examples of the application of FIB/SEM and TEM to bit failure analyses in SRAM arrays. Dual-beam FIB was effective in exposing the abnormal features that were responsible for the bit failures. In some analyses, FIB/SEM was sufficient to identify the root causes of the problems. While there are occasions where the FIB/SEM resolution was not sufficient, and TEM/STEM and the associated EDS-PEELS techniques were resorted to. In addition to physical structure information,
Figure 6. Profiles of the areal densities of C (acquired from PEELS), Si and O (obtained from the integrated intensities of their Kα X-rays) (a), and the L₂,₃ edge of Si observed from the particle between positions 12 and 17 of the electron probe (b).

elemental distribution and chemical bonding status could be acquired from the features of interest down to the size scale of nanometers. Process issues including open vias, discontinuous metal-lines, metal-line bridging, incomplete CMP were identified.

REFERENCES


